Disclaimer: This is a user generated content submitted by a member of the WriteUpCafe Community. The views and writings here reflect that of the author and not of WriteUpCafe. If you have any complaints regarding this post kindly report it to us.

T2MIP, the global independent semiconductor IP Cores provider & Technology experts, is pleased to announce the immediate availability of its partner’s MIPI Alliance Standard MIPI CSI-2 v2.0 Tx and Rx Controller IP Cores for all types of High performance Camera applications. The CSI-2 Tx and Rx IP Cores are Production Proven and have been integrated with matching PHY’s in different process nodes in major Fabs.

The MIPI Camera Serial Interface (CSI-2) is an interface between a camera and an image-processing engine. MIPI CSI Transmitter and Receiver adheres to MIPI CSI-2, MIPI D-PHY and MIPI C-PHY specification. The MIPI CSI-2 Transmitter along with MIPI CSI-2 Receiver and MIPI DPHY provides a complete solution for encoding MIPI data. The Layered architecture allows for 4 virtual configurable channels and Colour modes of 16, 18, 24 and 36 bpp. The Controllers can also support YUV420 8, YUV422 8, RGB 888, 565, 666, 555 & 444 and RAW 6, 7, 8, 10, 12 & 14

The MIPI CSI-2 v2.0 Tx Controller IP core is used in mobile and high–speed serial applications where a camera can send the video data using it over MIPI lines to the MIPI CSI Receiver for decoding the data and use it for subsequent processing. It can support up to 3Gbps per trio and 17Gbps in 3 Trios using C-PHY and up to 2.5Gbps per data lane and 10Gbps in 4 Lanes of D-PHY (V2.0). The Controller design also allows for Application Interface in Pixel or AXI interface formats and registering of configuration through CCI interface.

The MIPI CSI-2 v2.0 Rx Controller IP core is used in mobile and high–speed serial applications as a controller for receiving camera video and transmitting camera commands from/to MIPI CSI-2 Transmitter over MIPI lines. Just like the Tx part the CSI-2 Rx IP Core has programmable 1, 2, or 4 Data Lane Configuration. It is able to operate in continuous and non-continuous clock modes due to Active low async reset and clearly demarcated clock domains. It also registers configuration through CCI interface/APB interface.

MIPI CSI-2 Tx and Rx Controller IP Core can also be modified as per customer requirements and provided as a complete solution with MIPI D-PHY IP / MIPI-C PHY IP Cores. Silicon-proven in multiple technology nodes and can be fully integrated and operated with PHYs from multiple PHY vendors. The MIPI CSI-2 Tx and Rx Controller IP core has also been used in semiconductor industry’s Multimedia SoCs, Automotive, Mobile, IoT and other Consumer Electronics…

In addition to MIPI CSI-2 Tx and Rx Controller IP Core, T2M ‘s broad silicon Interface IP Core Portfolio includes USB, MIPI (DSI, UFS, Unipro, RFFE, I3C), PCIe, HDMI, Display Port, DDR, 100/1000 Ethernet, V by One, programmable SerDes, SD/eMMCs, Serial ATA and many more Controllers with matching PHYs, available in major Fabs in process geometries as small as 7nm. They can also be ported to other foundries and leading-edge processes nodes on request.

Availability: These Semiconductor Interface IP Cores are available for immediate licensing either stand alone or with pre-integrated Controllers and PHYs. For more information on licensing options and pricing please drop a request / MailTo

About T2M: T2MIP is the global independent semiconductor technology experts, supplying complex semiconductor IP Cores, Software, KGD and disruptive technologies enabling accelerated development of your Wearables, IOT, Communications, Storage, Servers, Networking, TV, STB and Satellite SoCs. For more information, please visit: www.t-2-m.com

 

0

https://t-2-m.com/
Do you like t2mip's articles? Follow on social!